


# PART III—LAB, TEST EQUIPMENT AND SYSTEM POWER SUPPLIES

## Lambda LF series



### Features

LF-9-04	LF-9-04-GPIB
<p>8, 12, or 24 bit BCD programming or ASCII programming</p> <p>0.01% regulation, line or load</p> <p>A 2 msec programming time for full voltage compliance</p> <p>15 mV accuracy for 50 V BCD programming 30 mV accuracy for 50 V of ASCII programming</p> <p>Resolution 50 mV [BCD] at 50 V; 100 mV for ASCII</p> <p>100% sinking capability</p> <p>Ripple—10 mV pk-pk [BCD] on 50 Volt range; 20 mV for ASCII optical isolation</p> <p>Current limit flag</p> <p>Busy ready flag</p> <p>Current limit programming</p> <p>Current over-ride</p> <p>Zero over-ride</p> <p>Inverted/noninverted input</p> <p>Zero adjust</p> <p>Worst-case overshoot—1 volt</p> <p>Transient response—1.2 msec</p> <p>Unique digital circuitry designed with CMOS</p>	<p>IEEE Standard 488-75 interconnector bus ASCII programming</p> <p>0.01% regulation, line or load</p> <p>A 2 msec programming time for full voltage compliance</p> <p>30 mV accuracy for 50 V of ASCII programming</p> <p>Resolution 100 mV at 50 V</p> <p>100% sinking capability</p> <p>Ripple—20 mV pk-pk on 50 Volt range</p> <p>Optical isolation</p> <p>Current limit programming</p> <p>Service request</p> <p>Worst-case overshoot—1 volt</p> <p>Transient response—1.2 msec</p> <p>Unique digital circuitry designed with CMOS and TTL</p>

### Ordering Information

Model LF-9-04	Price \$1981	Model LF-9-04-GPIB	Price \$2375
---------------	--------------	--------------------	--------------





# Specifications—LF-9-04-GPIB Cont'd

---

## **Summary Of The IEEE Std. #488:**

IEEE Standard #488 specifies a system for the interconnection of as many as 14 pieces of test equipment on a single 24-wire bus controlled by a central processing unit. The bus consists of 8 bidirectional data lines, 8 command lines and 8 ground lines. Data is transferred along the bus via a specific 3-wire "handshake" process. This process greatly reduces the possibility of lost data since any one operation must be confirmed by all addressed units before the following operation may commence.

The address system allows the controller to identify the units which are to transmit or receive data while allowing the other units on the bus to function uninterrupted. The service request (SRQ) line provides each module on the bus with the ability to inform the controller if a particular condition in that module warrants attention or service.

Listed below are the designations of the 8 command lines and a brief function description for each:

1. ATN (ATTENTION)—This line is used to call the attention of all units on the bus (i.e., all units are listening). All command instructions must be given under this signal.
2. IFC (INTERFACE CLEAR)—This line is used to set the interface—parts of which are contained in all units on the bus—at a known quiescent state.
3. SRQ (SERVICE REQUEST)—This line provides a means for each unit on the bus to indicate to the controller that a condition exists which may require attention or service.
4. EOI (END OR IDENTIFY)—This line is used to indicate the end of a particular multiple-byte transfer sequence.
5. REN (REMOTE ENABLE)—This line is used to select between two alternate sources of device programming data (i.e., computer control or local control).

The remaining three commands comprise the three-wire "handshake" process. This process utilizes interlocking command sequences to transfer each data byte across the interface. These sequences can only proceed at the rate of the slowest addressed unit on the bus, thus assuring that all units on the bus can completely assimilate the data.


6. DAV (DATA VALID)—This command is used by the "talker" to indicate that the data on the DIO signal lines is valid and ready to be processed.
7. NRFD (NOT READY FOR DATA)—This line is used by the "listeners" on the bus to indicate whether or not they are ready to process the next byte of data.
8. NDAC (NOT DATA ACCEPTED)—This line is used by the "listeners" on the bus to indicate that the data on the line has been processed and can now be removed.

## **Consult Factory For:**


- A. Application information using BCD as input format.
- B. Application information using IFC as an emergency shutdown.

# Specifications—LF-9-04, LF-9-04-GPIB cont'd

**Programming Time mSec Vs Programmed Voltage Step (Constant Current Load)**




**Programming Time mSec Vs Programmed Voltage Step (Resistive Load)**



$I_p = 2.0A$   
100% Full Load


$I_p = 1.5A$   
75% Full Load



$I_p = 1.0A$   
50% Full Load


$I_p = 0.5A$   
25% Full Load

**Programming Time mSec Vs Programmed Voltage Step (Capacitive Load)**



$C_L = 25 \text{ mfd}$   
Load Capacitance

$C_L = 50 \text{ mfd}$   
Load Capacitance



$C_L = 100 \text{ mfd}$   
Load Capacitance

$C_L = 200 \text{ mfd}$   
Load Capacitance

$I_D$  = Difference between programmed current and constant load current.

## DEFINITION OF TERMS:

### Resolution:

Minimum programmable change.

### Basic Accuracy:

Maximum deviation from programmed value at 25°C constant temperature, 115 VAC and no load.

### Programming Time:

Time, after data entry, required for the supply to settle within 0.05% full scale.

### Data Flag: (Not Applicable to GPIB)

Customer generated 3.3μsec minimum pulse, beginning at least 2 μsec after data is presented, to signal that data is available and ready for processing.

### Final Transfer Pulse: (Not Applicable to GPIB)

Customer generated 2 μsec minimum pulse beginning at least 300 μsec after first data flag, to transfer data from input shift register into storage and the DAC's. This pulse is internally generated by the system for ASCII.

### Data Validity: (Not Applicable to GPIB)

Minimum time for which data must remain present after data flag.

### Transient Response:

Time required for supply to return to within 0.05% full scale of programmed value, for 90% change of load.

### Overshoot:

Magnitude of voltage by which output may exceed programmed value or fall below zero volts during turn-on, turn-off, voltage to current limit crossover or current limit to voltage crossover and programming.

### Zero Override: (Not Applicable to GPIB)




Input signal pulse programs output of power supply to zero volts. This signal is also activated when input data plug is pulled out. Zero override is a system feature that may be utilized in an emergency by forcing the output to zero volts from any previous state. When in that mode the output will be kept at zero ±50 mV max. While the output ripple will be limited to 15 mV pk-pk max.

### Output Flags:

System generated signal, available to the user through the input data connector.

# PART IV—DIMENSIONAL DRAWINGS

## LF-9-04, LF-9-04-GPIB POWER SUPPLIES



### NOTES:

1. "A" HOLES - 8-32 TAPPED HOLES (4) ON BOTTOM SURFACE FOR MOUNTING IN LRA-11 RACK ADAPTER AND FOR CUSTOMER CHASSIS MOUNTING.
2. "B" HOLES - 8-32 TAPPED HOLES (4) ON BOTTOM SURFACE FOR MOUNTING IN LRA-10 RACK ADAPTER.
3. "C" HOLES - 8-32 TAPPED HOLES (4) ON BOTTOM SURFACE FOR MOUNTING IN LRA-13 RACK ADAPTER.
2. TWO 6-32 TAPPED HOLES FOR MOUNTING OVERVOLTAGE PROTECTOR.
3. CUSTOMER MOUNTING SCREWS TO BE  $3/8$  LONG PLUS THICKNESS OF MOUNTING SURFACE.
4. CUSTOMER MUST PROVIDE CUTOUTS IN HIS MOUNTING SURFACE TO CLEAR VENTILATION PATTERNS AND ALLOW FREE AIR CIRCULATION.
5. DATA INPUT CARD EDGE CONNECTOR AND CONNECTOR HOOD KIT TO BE SUPPLIED BY LAMBDA. FOR MDL LF-9-04 ONLY.
6. DATA INPUT CONNECTOR J2, ADDRESS SWITCH AND COVER SHOWN SUPPLIED FOR LAMBDA MODEL LF904-GPIB.

**TERMINAL STRIP  
SCREW SIZE  
5-40 X 1/4**

